J. R. Parker K. Becker Department of Computer Science University of Calgary 2500 University Drive N.W. Calgary, Alberta, Canada T2N-1N4

The teaching of computer architecture at a low level is made difficult by the complexity of the real systems which are used as examples and tools. This paper describes a processor simulation system which is intended for use at the second and third year undergraduate level for teaching techniques and concepts in the implementation of instruction sets and microprogramming. The important features of this system are in the user interface, and not necessarily in the actual processor which is simulated.

The IEEE Curriculum for undergraduate computer engineering [5], and the ACM curriculum for B.Sc. Computer Science degrees [6,8] both contain courses on computer architecture at the elementary level. Specified as a topic of study is microprogramming and the implementation of computer instruction sets. While the major differences between discrete logic implementation and microprogrammed implementations can be explained in a straightforward way, the details and the 'flavor' of creating a new instruction in microcode is not as easily conveyed. While many modern machines have microprogrammed instruction sets, not all of these possess a writeable control store, and not all are easily used. Some machines can be damaged by bad microcode. Most machines with writeable control store are complex, and most are expensive. Thus, it is not practical to allow the average undergraduate student to directly experience microprogramming on such machines.

What remains as educational tools in this area are chip sets, such as the AM 2900, which are, to first and second year undergraduates, too complex and artificial. An introduction to a new concept should involve suitable metaphors, simplifications, and abstractions to convey the major principles and concepts, rather than a complete and detailed collection of facts which, while real and relevant, are too specific and too many. The result of

© 1984 ACM-0-89791-126-1/84/002/0069 \$00.75

teaching too many details can often be a student with no grasp of the generality of an idea or its relationship with other concepts.

The apparent artificiallity of devices such as the 2900 lies in the fact that they are marketed solely as a microprogrammable chip, with no resident instruction set. Thus, the microinstructions take the place of normal instructions, as on a CPU chip like the Z80, and microprogramming looks a lot like assembler programming. While microprogramming actually IS a lot like assembler coding in some ways, the intent of using a tool such as this in teaching is to underscore the differences, to allow the student to explore the new techniques involved in microprogramming, and to see the consequences on machine architecture.

Based on the arguments above, what is proposed is a software emulation of a simplified microprogrammable processor. The processor should be simple enough that its structure can be understood after a very few lectures and labs, and yet it should provide features suitable for illustrating advanced concepts in architecture. The students understand that this is an explanitory device, and not a real system. Later, with the skills learned on the simplified system, the more complex 'real' systems may be mastered more quickly. The simulator is a metaphor for the concepts that students consider difficult, and leaves the actual details for later.

Microtool is a system of programs intented to assist in the teaching of concepts in microprogramming and computer architecture. The system provides students with a facility for writing and executing microcode without the normal complexities of dealing with an actual microprogrammable CPU with writable control store. In

Permission to copy without fee all or part of this material is granted provided that the copies are not made or distributed for direct commercial advantage, the ACM copyright notice and the title of the publication and its date appear, and notice is given that copying is by permission of the Association for Computing Machinery. To copy otherwise, or to republish, requires a fee and/or specific permission.

addition, high level debugging tools and input and output utilities are provided.

Use of this utility is expected to simplify Junior and Senior level architecture courses, by providing a 'hands-on' demonstration of many important concepts. As well, since the system is written in a high-level language, it is reasonably portable, and cannot harm or even disrupt the processor on which it runs. It also allows large numbers of students to actually experience microprogramming, without incurring a large hardware expense or producing a contention problem. Many students can run the system simultaneously on a multiprocessor (as opposed to a stand alone real system). This is especially important at this time, with class sizes exceeding previous reasonable limits.

The MicroTool (or uTool) system consists of an emulator for a hypothetical microprogrammable CPU, a compiler for a 'high level' micro language, and a collection of exercises which illustrate concepts in computer architecture. Students may write microprograms for the CPU, either as bit sequences or as symbolic statements, and then 'run' them on the emulator. The processor is, of course, a simplified and somewhat idealized one, to avoid clouding the relevant concepts.

The Processor

The system is based on a processor described by Dasgupta [7] and also by Tanenbaum [1], which he calls a "hypothetical host machine", and which will be referred to as the T1a processor in this document. This processor was used, rather than inventing a new one, for a number of reasons. The most relevant rationale for the choice was to ensure that a commonly used textbook was available for use in conjunction with the system. The reader is referred to this text for an excellent detailed description of the processor.

Figure 1 shows the major processor components, giving as well the control points which make up the microstore word. Micro instructions are 40 bits in length, and are of two types: GATE instructions, which move data from a source to a destination, and TEST instructions, which compare a bit constant against a bit in a register, and branch to a target micro address if the bits have the same value. Figure 1 gives the format of these two kinds of instruction.

The micro instructions are executed by the processor in three subcycles, which provides a very important temporal separation between parts of a micro instruction. During the first subcycle, gates 1 thru 29 may be opened, permitting data transfers to take place into the adder. The second subcycle allows gates 30 thru 37 to be opened, which allows results from the adder/shifter to be moved into destination registers. Finally, subcycle three permits either the read or write gates (38 or 39) to be opened, implying that a read or write operation will take place. Parker [4] gives a table of data transfers possible in this processor, and describes in more detail the function of each gate.

The microprogram store, or, control store contains 256 of the 40 bit micro instructions, which means that eight bit microstore addresses are needed. The control store may be written to, which allows user written microcode to be executed.




Figure 1 - The Hypothetical CPU

The GATE Instructions .

V R		1
39 38 37 36 35 34 33 32 31	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 8 5 4 3 2	10

Each bit of a GATE instruction represents one of the control points (See Fig. 1) A '1' bit allows data to move across a control point, a '0' bit does not. Bit 0 of each microinstruction is the opcode - a GATE instruction has an opcode of '1'. Bits 3B and 39 control reading and writing of main memory. respectively.

The TEST Instructions .

	Microcode Branch		Γ								Tee	et l	Bit	5						0	I	V	M			Γ	Ι.	0	1
Unused	Addrees		15	14	1:	9 1	12	1	10	9	8	7	E	3 5	4	3	2	1	٥	0	R	Ê	R	Ľ		В	^		
		T																				Te	ət	Reç	191	er			

Object bit

The TEST microinstruction allows any bit of certain registers to be tested. In any named field above, only one bit may be non-zero or an error occurs. The action of the TEST instruction is to examine the indicated test register, to see if the specified bit (The TEST field above, O-15) is equal to the the value of the Object Bit field (1 or O). If so, a branch is made to the microinstruction specified by the Microcode Branch Address field. If not, then the next instruction in the normal sequence is executed. Opcode for the TEST instruction is 'O'.

Figure 2 - The Microinstruction Formats

The Emulation System

The T1a emulator is a computer program which simulates the T1a hardware. It 'executes' the 40-bit microinstructions one at a time, and permits editing, tracing, and dumping both the 'macro' store and the control store, and allows the examination and modification of all internal machine registers.

The entire system is written in Berkeley PASCAL[1], and runs on a VAX 11/780 under UNIX. The program itself uses only standard language features, and can be easily ported to other systems running PASCAL. In fact, the system is also running on an IBM PC, and the effort needed to make the conversion was minimal.

The emulator reads commands from the user's terminal, but allows the entry of microcode and machine code from userspecified files. All commands are single word names, possibly followed by parameters which can be either numeric or text. As well, some commands apply to microcode only, some to machine code only, and some to both. In cases where a command may apply to both micro and machine code, the micro command name will be the same as the machine code version, except it will have the letter 'u' prepended to it. For example, the dual purpose command 'dump' is used to dump a set of memory locations. Hence, the command 'udump' is used to dump a set of control store locations.

The dual purpose commands consist mainly of data entry or tracing commands. They include BREAK, CLEAR, DUMP, ENTER, LOAD, STEP, and STORE. Single purpose commands are CHANGE, CONTINUE, DISPLAY, NOTRACE, PROGRAM, QUIT, RESTORE, RUN, and SAVE. However, it makes more sense to group the commands functionally, into input/output commands, debugging/tracing commands, and others.

Tracing and Debugging

These commands very often involve creating, deleting, or using a breakpoint, or an address (either microaddress or normal address) where execution will be suspended. When the program counter contains the address of a breakpoint, the emulator stops running the current program and returns to command level. Breakpoints are set in order to check the current contents of store, values in registers, or to modify some value. The ability to set breakpoints is extremely valuable while debugging microcode (and machine code as well). The command break (or ubreak) takes one parameter- the address, either micro or macro, at which the breakpoint is to be placed. The emulator then prints out the address, and asks if it is correct, to which you may reply 'yes' or 'no'. Finally, the emulator asks if this is a <u>tracepoint</u>. A tracepoint is a special case of a breakpoint, in that when the tracepoint address is encounted, the emulator will begin to trace the execution of the user programs by dumping instructions to the screen as they are executed. The emulator does not stop executing when the tracepoint is seen, it simply begins the trace.

A micro breakpoint lasts until removed. A macro breakpoint will only exist until it is encountered and causes a break; it will then be removed. Tracepoints will, however, exist until removed.

Breakpoints are removed using the clear command. One parameter, the address of the breakpoint, must be given. The breakpoint (or tracepoint) is then removed.

After a breakpoint has been seen during emulation of user code, the user may enter commands. One useful one is the <u>step</u> command, which causes the emulator to <u>exe</u>cute the next machine (or micro) instruction, then stop again. Single stepping through code is very useful during debugging.

Once a breakpoint is encountered, it is often desireable to resume processing from the current state. the <u>continue</u> statement is used for this purpose. This command may be entered after a breakpoint is encountered during program execution. The result is that the program resumes executing where it left off. Changes in the machine registers made with a change command will be in effect. The equivalent command for tracepoints is <u>notrace</u>. After a tracepoint is seen, entering the notrace command turns off tracing, until another tracepoint is encountered.

Input/Output Commands

I/O commands cause memory or registers to be either loaded or saved. For example, a user may directly enter into memory from the terminal, either microcode (in its binary form) or machine code (in various forms) by use of the <u>enter</u> command.

For entering microcode, the user is first asked for the address. Then, the bit positions in the microword which are to be SET (ie = 1) are entered. Entry ends with a negative number. Now the emulator stores the microword, and increments and displays the next address value, and asks if you wish to continue. This process repeats until all words are entered. It is assumed that words to be entered are consecutive locations.

For entering machine code, the first address is entered as above, but code entry is input as either hexadecimal, octal, or decimal numbers, depending on the input mode specified. You will be asked for the number base, which must be one of 2, 8, 10, or 16.

The corresponding output command is dump. This command allows main store or microstore to be displayed on the screen. Two parameters, the starting address and the final address, must be specified. All of the memory locations between these two addresses (inclusive) will be written to the terminal.

It will not be often that microcode will be directly entered into memory using enter - it is too slow and clumsy. More often, we will want to read code from data files. The <u>load</u> command requires a file name argument, and this file is expected to contain the required memory words. In the case of microcode, this file may be produced by the MPL compiler. In the case of machine code, it may be entered by a text editor, or by a user program.

Store permits saving the current contents of either microstore or main memory. It requires a file name argument, the name the file which will contain the memory of contents. Later, store may be reloaded from the same file using the load command. Saving both main store and microstore in this way requires two separate files. If the entire processor state, including tracepoints, breakpoints, all registers, and all memorys needs to be saved, then this can be done too. The command save keeps all of this information on a file called 'utool.SAVE' in the current UNIX working directory. The machine state may be recalled using the restore command. Note that there is only one file - many states may be kept only by renaming old versions of the file. program :

The command <u>program</u> is a unique feature of the microtool system. It is used by students to load standard microcode and machine code sequences written by the instructor. The command will request one integer argument, between 0 and 99. The integer argument represents a code, created by the instructor, to identify assignments, lab exercises, etc. This allows students to experiment with standard code sequences before writing their own firmware. The instructor is free to change these code sequences at will, and on some systems (such as UNIX) a usage count for each student may be maintained. Numbers entered by students which do not correspond to a real code file cause a message to the student's terminal.

Quite often during the debugging of microcode, a 'bad' value finds itself in a register. The 'change' command permits the modification of processor registers during program execution. Two arguments are expected: the first is the name of the register to be changed, and the second is the value to be stored in the register. Legal register names (Upper case only!) are :

А	В	С	D
MBR	Х	MAR	IR
PC	SP		

The Change command is also used to inireasonable values at the outset.

The <u>display</u> command is used to display all of the machine registers, probably after a breakpoint.

Other Commands

The <u>quit</u> command terminates the emulation system and causes a return to UNIX command level.

Run will run the current microprogram on the current contents of main memory. No parameters are expected.

The MPL Compiler

The Microcode Programming Language (MPL) compiler is provided for more convenient programming of the T1a processor. Rather than dealing with individual bits, fields, and opcodes, mnemonics are used to specify register transfers, microcode addresses, and memory access. The syntax is much like that of an assembler in some ways, and like a compiler in others. The compiler described here was inspired by [3], but includes many new features.

There are two basic statement types, because of the two basic instruction types. GATE statements consist of one or more assignments, possibly including simple expressions. TEST statements yield a test microinstruction, and include a test bit and branch address.

A gate statement may be composed of many individual assignment statements, because a gate instruction may perform many simultaneous data transfers. The general syntax of an assignment is DEST = SOURCE; or DEST = Simple_expression;

A gate consists of some number of transfer statements, one computational statement, or both kinds mixed, with only one computational statement per gate statement. The gate statement is ended by two semicolons (;;), so that one gate statement may span many lines.

Destinations and sources are specified as key words, representing T1a registers or operations. Registers, etc. may be written in either upper or lower case. Possible destinations are:

A,B,C,D	A thru D are 16
	bit registers.
Х	The X register.
MAR	Memory Address
	Register
MBR	Memory Data
	Register.
IR	Instruction
	Register.
PC	Program Counter.
SP	Stack Pointer.
memory	Main store.

The T1a processor has a simple arithmetic-logic unit (ALU), which performs simple additions, complements, and shifts. As well, there are constants stored in internal registers wich can be used in computations. Constants available are:

1 -	A 16 bit register,
	= integer 1.
0 -	16 bit integer zero.
-1 -	16 bit two's complement
sign -	16 bit register, only
-	the sign bit is set.
15 -	The integer constant 15.

A simple expression takes the general form :

shift op (source1 + source2)

The operator 'shift op' may be absent or may be one of either 'shift left' or 'shift right'. In any case, the addition indicated would be performed, followed by a shift of only one bit in the specified direction.

The source operands above may simply be constants, registers, or may be a complemented constant or register. The one's complement of register A is written

complement (A)

To shift the A register left one bit, we would enter :

A = shift_left (A + 0);; / Sets 4, 13, 33 /

The procedure for accessing main memory is fairly simple. The address for a memory read operation is always placed in the MAR prior to the read operation being started. The result of the read is a 16 bit memory word, which is placed in the MBR. Remember that reads and writes are performed during subcycle 3 of the microsequence, and so the address can be moved to the MAR during the same micro instruction.

A memory read could be written as : MBR = memory (MAR);; or as : MBR = memory;;

since the use of the MAR is understood. MBR must, however, always be the destination of the read.

Any MPL statement may be preceeded by one or more labels, which are symbolic names representing the address in microstore of that statement. For example, :

lab1: tst1: MBR = memory;;

Here, 'lab1' and 'tst1' represent the same location in microstore. Later, these names may be the object of a branch.

Labels need not be defined before they are used, but all labels must be defined somewhere in the program.

When it is necessary to branch to a particular microinstruction out of the normal sequence, then a test statement would be used. There is always a condition involved, which is expressed as the equality of a bit constant (1 or 0) with a specified bit in a particular register. If the two are equal, then the branch will be made; otherwise, the next instruction in the control store will be executed.

The general syntax is

if <bit expression>
 then goto <microaddress> ;;

The keywords 'then' and 'goto' are always optional, and either, both, or neither may be present.

The general form of a bit expression is

where:

bit-number	is	a constant between
		0 and 15.
register	is	one of A,B,C,D,
		MBR, X, IR, or O.
bit-constant	is	0 or 1. If omitted,
		1 is assumed.

In any place where a comma (,) is seen, the key word 'of' may be used. All equal signs (=) may be replaced by the key word 'is'. All parentheses may be omitted, and extra ones are ignored.

All of the following bit expressions test bit number 14 of the instruction register to see if it is set (=1) :

bit (14, IR) = 1 bit (14, IR) bit 14 of IR is 1 bit 14, IR is 1 bit 14 of IR bit ((14)of(IR)) is ((1))

There are obviously many forms possible for the same test statement. It is assumed that individual programmers will adopt a convention.

Often a simple unconditional branch instruction would be useful. There is no such instruction in our processor, but the MPL compiler can construct one. The GOTO statement is a variation of the test statement, where the intent is to branch unconditionally to a destination address. The condition used is to test any bit, say bit number 0, of the zero register, which has all bits set to 0, against the constant bit 0. This always results in a true condition, and therefore will always result in a branch. The test statement would be :

if bit (0, 0) = 0
 then goto <dest>;;

where <dest> is some label. In MPL, this can be shortened to

goto <dest>;;

An Example MPL Program: A stack machine.

Here, a simple stack machine is written in T1a microcode. There are only six instructions, which are:

Opcode	Instruction	Description

000	PUSH the low 13 bits of th	е
	instruction	

001 POP the top stack value into the A register.

100 ADD the top two stack values, result on top.

101 SUBtract the second-from top value from the top value, result on top.

- 110 STOre the (Top-1) value into the memory location given by Top.
- 111 GET the contents of the address given by the top of the stack, result goes on Top.

The opcodes occupy the top 3 bits of the word. The code for this instruction set could be written in many ways, and the sample solution is not guarenteed to be optimal in any sense.

The solution is given in Figure 3 as an MPL compilation listing. Points to note are, first, that the code written above for the FEC is used without modification, and second, that the execute portion of the fetch-execute cycle must first decode the instruction opcode to determine which instruction to execute. this decoding is performed bit-by-bit, a limitation enforced by the architecture of the micro machine.

A coding sheet has been devised for use as a guide for beginning students coding in binary. It is also useful as a reminder of the fields, transfers, and formats found in the T1a processor. More advanced students will probably write their micro programs in MPL, or some other higher level representation, but it is probably instructional for students to write their first few microprograms in machine format.

Figure 3 shows an audited session with microtool. The session shows how to load both control store and main memory, illustrates the dump formats for both memories, and shows how to dump the registers. Note that the example is still the stack machine. A breakpoint is set at the last executable address in main store, and the program is run- the result is that the program stops after executing the last instruction. Since there is no proper 'halt' instruction, this is the suggested method of halting a program.

References

- Joy, W.N., Graham, S.L., Haley, C.B., "Berkeley PASCAL User's Manual Version 2.0", Oct. 1980.
- [2] Andrews, M., "Principles of Firmware Engineering in Microprogram Control", Computer Science Press. 1980.
- [3] Tannenbaum, A., "Structured Computer Organization", Prentice-Hall, 1976.
- [4] Parker, J.R., "The Microtool Processor Emulation System", University of Calgary Computer Science research report number 82/110/29, January 1983.
- [5] IEEE Education Committee (Model Curriculum Subcommittee of the IEEE Computer Society), "A Curriculum in Computer Science and Engineering", preliminary version. Pub. EH0119-8 Jan. 1977.
- [6] ACM Curriculum Committee on Computer Science, "Curriculum 68 - Recommendations for Academic Programs in Computer Science", CACM Vol. 11 Number 3, March 1968.
- [7] Dasgupta, D., "The Organization of Microprogram Stores", Computing Surveys, Vol. 11 Number 1, March, 1979.
- [8] ACM Curriculum Committee on Computer Science, "Curriculum Computer Science", CACM, Vol. 22, No. 3, March, 1979.

audit> uto	ol								
0.0 +: uload mpl				Register		Value Octal	Decimal	Con Octal	tents Decimal
: Control store lo Q.Q +: udump Q 1		15.			 A	0			
ddress Micr	ocode Hord	1	o		19 C	0	0		
					D MBR	0	0		
	000000000000000000000000000000000000000		GATE instruction. GATE instruction.		x	ō	ō		
) TEST instruction, GoTo () TEST instruction, GoTo	0	IR Zero	0	0		
4> : 000000000	1000100100000000	00000010000000) TEST instruction, GoTo	8	PC 6P	0 21	0 17	1	1
	000000000000000000000000000000000000000				MAR	0	0	1	0 1
7> : 0000000000	000000000000000000000000000000000000000	000001100000000) TEST instruction, GoTo	0 МістоРС :		0			
7> : 00000000 0	000000010000000000000000000000000000000	000000000000000000000000000000000000000	GATE instruction.	MicroIR :					
10> : 000000000	000000000000000000000000000000000000000	000001100000000) TEST instruction, GoTo	0 000000000	0000000	000000000000000000000000000000000000000	00000000000	DOO TEST 1	nstruction, G
0.0 +: load samp : Main store loade 0.0 +: dump 0 16	d from O to	15		0.0 + I:: Масто 4896.7			17		
۲ c o) :	1				01 :	12			
(11 : (21 : 327	3				1]: 2]:	3 32768			
£ 31:	7			4896. 7	+: disc	lau			
(41: 327 [5]:	5					-	T1 . 0		
E 6]: 409 E 71:	760 0					Dump of all	. IIG KWYIN	CWFB	
[8]: 491				Register		Value Octal	Decimal	Con Octal	tents Decimal
[10]: 57 3	344				 A		6		
C 113 : C 123 : 573	0 344				B	0	0		
C 133 327 C 143					с а	0	0		
E 15]: 491	52				MBR X	0	0		
[16]:	0				IR	ō	ō		
0.0 +: change SP					Zero PC	0 21	0 17	0	0
:: SP is set to 0.0 +: break 17	17	-			SP MAR	21 20	17 16	0	0 0
:: Confirm Breakpoi :: Is this a TraceP	int at address Point (yes or no:	17 yes or no) : no	: yes	M4 00			10		5
0.0 +; display		-		MicroPC :		2			
				MicroIR :					
					000000	0100000010	0000000000	DO1 GATE 1	nstruction.
							0000000001	DO1 GATE I	nstruction.
Micro Address	Hex Contents	Line Number	Statements	000010000			000000000000000000000000000000000000000	DO1 GATE 1	nstruction.
Address	Contents	Number		000010000 4896. 7	+: qui	t			nstruction.
Address < O> < 1>	Contents 4000080001 0800404009	Number 1: fec: 2:	mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1;;	000010000 4896. 7	+: qui /* Fe /* Ma	t etch next ta ove instr to	irget instr PC++ */		nstruction.
Address < 0> < 1> < 2> < 3>	Contents 4000080001 0800404007 000800080 0002800080	Number 1: f≢c: 2: 3: 4:	<pre>mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1;; if bit (15, ir) then goto if bit (14, ir) then goto</pre>	000010000 4896.7	+: qui /* Fe /* Ma	t :tch next ta	irget instr PC++ */		nstruction.
Address < 0> < 1> < 2> < 3> < 4>	Contents 4000080001 0800404007 000800080 0002800080 0002800080 0012400080	Number 1: fec: 2: 3:	mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1;; if bit (13, ir) then goto ;	000010000 4896.7	+: qui /* Fe /* Ma	t etch next ta ove instr to	irget instr PC++ */		nstruction.
Address < 0> < 1> < 2> < 3> < 4> < 5> < 3>	Contents 4000080001 0800404007 000800080 0002800080 0012400080 000000000 040004003	Number 1: fec: 2: 3: 4: 5: 6: 7: push:	mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1; if bit (15, ir) then goto; if bit (14, ir) then goto; if bit (13, ir) then goto; sp = sp + 1;;	000010000 4896.7 	+: qui /* Fe /* Ma	t etch next ta ove instr to	irget instr PC++ */		nstruction.
Address (0) (1) (2) (3) (4) (5) (5) (5) (5) (5) (7)	Contents 4000080001 0800404007 000800080 0002800080 001240080 000000000 040004005 8000100001 000000300	Number 1: f⊕c: 2: 3: 4: 5: 6: 7: push: 8: 9:	mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1;; if bit (15. ir) then goto if bit (14. ir) then goto if bit (13. ir) then goto if bit (13. ir) then goto	000010000 4896.7 	+: qui /* Fe /* Ma	t etch next ta ove instr to	irget instr PC++ */		nstruction.
Address < 03 < 25 < 33 < 43 < 55 < 55 < 55 < 65	Contents 4000080001 0800404007 0008000080 0002800080 0012400080 0012400080 000000000 0400004005 8000100001	Number 1: f≢c: 2: 3: 4: 5: 6: 7: push: 8:	<pre>mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1; if bit (15, ir) then goto if bit (14, ir) then goto if bit (13, ir) then goto sp = sp + 1;; mar = sp; memory = m goto fec;; mar = sp; sp = sp +</pre>	000010000 4896.7 ************************************	+: qui /* Fe /* Ma	t etch next ta ove instr to	irget instr PC++ */		nstruction.
Address (0) (1) (2) (3) (4) (4) (5) (5) (5) (5) (8) (8)	Contents 4000080001 0800404007 000800080 001240080 000200080 040004005 800100001 000000000 000000000 000000000	Number 1: fec: 2: 3: 4: 5: 6: 7: push: 8: 9: 10: 10: 11: pap: 12:	<pre>mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1; if bit (15, ir) then goto if bit (14, ir) then goto if bit (13, ir) then goto sp = sp + 1;; mar = sp; memory = m goto fec;; mar = sp; sp = sp + mbr = memory;;</pre>	000010000 4896.7 ************************************	+: qui /* Fe /* Ma	t etch next ta ove instr to	irget instr PC++ */		nstruction.
Address C 02 C 12 C 22 C 32 C 42 C 52 C 52 C C 52 C 52 C 52 C 5	Contents 4000080001 0800404007 0008000080 0012400080 000000000 000000000 000000000 000000	Number 1: f≠c: 2: 3: 4: 5: 5: 7: push: 8: 9: 10: 11: pap: 12: 13:	<pre>mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1; if bit (15, ir) then goto if bit (14, ir) then goto if bit (13, ir) then goto sp = sp + 1;; mar = sp; memory = m goto fec;; mar = sp; sp = sp +</pre>	000010000 4896.7 ************************************	+: qui /* Fe /* Ma	t etch next ta ove instr to	irget instr PC++ */		nstruction.
Address C 05 C 15 C 25 C 35 C 45 C 55 C 55 C 55 C 65 C 85 C 85 C 85 C 85 C 85 C 95 C 95 C 105 C 115 C 115	Contents 400008001 080040409 000800080 001240080 000000000 040004005 8000100001 000000000 000010001 4400101005 000000000 000010001 000000000 00000000	Number 1: f⊕c: 2: 3: 4: 5: 6: 7: push: 8: 9: 10: 10: 11: pap: 12: 13: 14: 15: 16: arithop	<pre>mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1; if bit (15, ir) then goto if bit (13, ir) then goto if bit (13, ir) then goto if bit (13, ir) memory = m goto fec;; mar = sp; sp = sp + mbr = memory;; a = mbr;; goto fec;;</pre>	000010000 4896.7	+: qui /* Fe /* Ma	t etch next ta ove instr to	irget instr PC++ */		nstruction.
Address < 02 < 22 < 25 < 25 < 45 < 55 < 55 < 55 < 55 < 55 < 55 < 75 < 85 < 85 < 85 < 85 < 85 < 15 < 15 < 55 < 55 < 55 < 55 < 75 < 85 < 85 < 15 < 15 < 55 < 55 < 55 < 55 < 75 < 85 < 75 < 85 < 85 < 15 < 15 < 55 < 75 < 85 < 15 < 1	Contents 4000080001 080040407 000800080 001240080 001240080 00000000 040004003 8000100001 000000000 000010001 4400101005 000080001 000000000 000000000 000000000	Number 1: fec: 2: 3: 4: 5: 6: 7: push: 8: 7: 10: 11: pap: 12: 13: 14: 15: 16: arithop 17:	<pre>mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1;: if bit (15, ir) then goto if bit (13, ir) then goto if bit (13, ir) then goto if bit (13, ir) then goto sp = sp + 1;; mar = sp; memory = m goto fec;; goto fec;; s; if bit (14, ir) = 1 then g</pre>	000010000 4896.7);;; rec;; pop;; (-1); pto memops;;	+: qui /* Fe /* Ma	t etch next ta ove instr to	irget instr PC++ */		nstruction.
Address < 02 < 22 < 25 < 25 < 45 < 55 < 55 < 55 < 55 < 55 < 85 < 85 < 85 < 85 < 85 < 85 < 10 < 110 < 110 < 110 < 120 < 120 < 110 < 120 < 120 < 110 < 120 < 120	Contents 4000080001 080040407 000800080 001240080 001240080 00000000 040004003 800010001 000000000 000010001 4400101005 000080001 000000000 000000000 00028080 002240080 0002240080	Number 1: fec: 2: 3: 4: 5: 6: 7: push: 8: 7: 10: 12: 13: 14: 13: 14: 15: 16: arithop 17: 18: 19:	<pre>mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1;: if bit (13, ir) then goto if bit (13, ir) then goto if bit (13, ir) then goto sp = sp + 1;; mar = sp; memory = m goto fec;; goto fec;; s; if bit (14, ir) = 1 then g if bit (13, ir) = 1 then g</pre>	000010000 4896.7);;; rec;; op;; (-1); oto memops;; oto sub;;	+: qui /* Fe /* Ma	t etch next ta ove instr to	irget instr PC++ */		nstruction.
Address C 05 C 15 C 22 C 35 C 55 C 55 C 55 C 65 C 85 C 85 C 85 C 85 C 85 C 105 C 115 C 115 C 115 C 115 C 125 C 135 C 135	Contents 4000080001 0800404007 0008000080 0002800080 000200000 00000000	Number 1: fec: 2: 3: 4: 5: 6: 7: push: 8: 7: 10: 12: 13: 14: 13: 14: 15: 16: arithop 17: 18: 19: 20: add: 20: 20: 20: 20: 20: 20: 20: 20	<pre>mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1; if bit (15, ir) then goto if bit (14, ir) then goto if bit (14, ir) then goto if bit (14, ir) then goto mar = sp; memory = m goto fec;; s; if bit (14, ir) = 1 then g if bit (14, ir) = 1 then g if bit (14, ir) = 1 then g mar = sp; sp = sp + mbr = memory(mar);;</pre>	000010000 4896.7);;; rec;; op;; (-1); oto memops;; oto sub;;	+: quit /* Fe /* Ma /* De	t tch next ta ve instr to code opcode	irget instr PC++ */		nstruction.
Address c 05 c 15 c 25 c 35 c 45 c 55 c 45 c 55 c 65 c 85 c 85 c 85 c 85 c 105 c 115 c 115 c 115 c 115 c 125 c 135 c 145 c	Contents 400008001 080040407 000800080 001240080 000000000 000000000 000000000 000000	Number 1: fec: 2: 3: 4: 5: 6: 7: push: 8: 9: 10: 11: pop: 12: 14: 15: 14: 16: arithop 17: 18: 19: 20: add: 20: 20: 20: 20: 20: 20: 20: 20	<pre>mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1; if bit (15, ir) then goto if bit (13, ir) then goto if bit (14, ir) then goto if bit (13, ir) then goto sp = sp + 1;; mar = sp; memory = m goto fec;; mar = sp; sp = sp + mbr = memory;; a = mbr;; goto fec;; if bit (14, ir) = 1 then g mar = sp; sp = sp +</pre>	000010000 4896.7 hii mithops;; Pc:; (-1); cto memops;; cto sub;; (-1); /* Pop	+: quit /* Fe /* Ma /* De	t tch next ta voe instr to code opcode code y	irget instr PC++ */		nstruction.
Address <pre></pre>	Contents 400008001 080040407 000800080 001240080 000000000 000000000 000000000 000000	Number 1: fec: 2: 3: 4: 5: 6: 7: push: 8: 9: 10: 11: pop: 12: 13: 14: 14: 14: 16: arithop 17: 18: 19: 21: 22: 23: 24: 24: 24: 24: 24: 24: 24: 24	<pre>mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1;; if bit (15, ir) then goto if bit (13, ir) then goto if bit (14, ir) then goto if bit (13, ir) then goto sp = sp + 1;; mar = sp; memory = m goto fec;; goto fec;; if bit (14, ir) = 1 then g if bit (13, ir) = 1 then g mar = sp; sp = sp + mbr = memory(mar);; a = mbr; mar = sp; mbr = memory(mar);; mar = sp; mbr = a + p; mbr = memory(mar);;</pre>	000010000 4896.7 hiji arithops;; Pec;; hec;; (-1); (-1); /* Pap /* Tap mbr;	+: qui /* Fe /* Ma /* De into a into a	t tch next ta voe instr to code opcode code opcode sbr #/ sbr #/	irget instr PC++ */		nstruction.
Address <pre></pre>	Contents 400008001 080040409 000800080 001240080 000000000 000000000 000000000 000000	Number 1: fec: 2: 3: 4: 5: 6: 7: push: 8: 9: 10: 11: pop: 12: 14: 14: 14: 16: arithop 17: 20: add: 21: 23: 23: 24: 25: 26: 26: 26: 26: 26: 26: 26: 26	<pre>mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1; if bit (15, ir) then goto if bit (14, ir) then goto if bit (14, ir) then goto if bit (14, ir) then goto mar = sp; memory = m goto fec;; mar = sp; sp = sp + mbr = memory;; a = mbr;; goto fec;; if bit (14, ir) = 1 then g if bit (14, ir) = 1 then g mar = sp; sp = sp + mbr = memory(mar);; a = mbr; mar = sp; mbr = memory(mar);; a = mbr; mar = sp; mbr = memory(mar);;</pre>	000010000 4896.7 hiji arithops;; Pec;; hec;; (-1); (-1); /* Pap /* Tap mbr;	+: qui /* Fe /* Ma /* De into a	t tch next ta voe instr to code opcode code opcode sbr #/ sbr #/	irget instr PC++ */		nstruction.
Address (0) (2) (2) (3) (4) (5) (5) (5) (5) (5) (5) (5) (5) (8) (8) (8) (9) (10) (11) (11) (11) (11) (12) (13) (13) (13) (14) (14) (15) (15)	Contents 400008001 080040409 000800080 001240080 000000000 000000000 000010001 4400101005 000000000 000000000 000000000 000000	Number 1: fec: 2: 3: 4: 5: 6: 7: push: 8: 9: 10: 11: pop: 12: 13: 14: 15: 14: 15: 14: 14: 15: 14: 19: 20: 21: 22: 23: 24: 25: 25: 25: 25: 25: 25: 25: 25	<pre>mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1;; if bit (15, ir) then goto if bit (13, ir) then goto if bit (14, ir) then goto if bit (14, ir) then goto mar = sp; memory = m goto fec;; s; if bit (14, ir) = 1 then g if bit (14, ir) = 1 then g if bit (14, ir) = 1 then g mar = sp; sp = sp + mbr = memory(mar);; a = mbr; mar = sp; mbr = memory(mar);; a = mbr; mar = sp; mbr = sp; mbr = a + p; memory(mar) = mbr;</pre>	000010000 4896.7 hii mithops;; Pec;; pop;; c(-1); cto memops;; cto sub;; (-1); /* Pap /* Tap mbr; /* Tap	+: quit /* Fe /* Te /* De into s into s = sum	t tch next ta ve instr to code opcode code opcode abr #/ #/	irget instr PC++ */		nstruction.
Address < 05 < 27 < 37 < 37 < 37 < 45 < 37 < 45 < 57 < 45 < 57 < 45 < 65 < 65 < 65 < 85 < 85 < 85 < 85 < 105 < 115 < 115 < 135 < 135 < 135 < 145 < 145 < 145 < 145 < 145 < 145 < 155 < 145 < 155 < 145 < 155 < 145 < 155 < 145 < 155 < 145 < 155 < 155 < 145 < 155 < 145 < 155 < 145 < 155 < 157 < 177 < 177 < 177 < 175	Contents 400008001 080040409 000800080 001240080 000000000 000000000 000000000 000000	Number 1: fec: 2: 3: 4: 5: 6: 7: push: 8: 9: 10: 11: pop: 12: 13: 14: 15: 14: 14: 15: 20: 24: 23: 24: 23: 24: 25: 28: 28: 29: 28: 29: 28: 29: 28: 29: 29: 28: 29: 29: 29: 29: 29: 29: 29: 29	<pre>mar = pc; mbr = memory(Mar ir = mbr; pc = pc + 1; if bit (15, ir) then goto if bit (13, ir) then goto if bit (14, ir) then goto if bit (13, ir) then goto sp = sp + 1;; mar = sp; memory = m goto fec;; mar = sp; sp = sp + mbr = memory;; a = mbr;; goto fec;; if bit (14, ir) = 1 then g if bit (14, ir) = 1 then g mar = sp; sp = sp + mbr = memory(mar);; mar = sp; mbr = a + ; memory(mar) = mbr; goto fec;; mar = sp; sp = sp + mbr = sp; mbr = a + ; memory(mar) = mbr;</pre>	000010000 4896.7);;; tec;; oop;; c=1); cto memops;; oto sub;; (-1); /* Pap abr; /* Tap	+: quit /* Fe /* Te /* De into s into s = sum	t tch next ta ve instr to code opcode code opcode abr #/ #/	irget instr PC++ */		nstruction.
Address < 0) < 1) < 2) < 3) < 4) < 3) < 4) < 3) < 4) < 5) < 5) < 6) < 3) < 6) < 3) < 6) < 5) < 6) < 8) < 10) < 11) < 110 < 110 110<br 110<br 110</td <td>Contents 400008001 080040407 000800080 001240080 001240080 000000000 000000000 000000000 000000</td> <td>Number 1: fec: 2: 3: 4: 5: 6: 7: push: 8: 9: 10: 11: pop: 12: 13: 14: 15: 14: 16: arithop 17: 19: 20: add: 21: 23: 24: 24: 25: 26: 27: 28: sub: 27: 30: 31: 31: 31: 31: 31: 32: 31: 31: 31: 31: 31: 31: 31: 31</td> <td><pre>mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1;i if bit (15, ir) then goto if bit (13, ir) then goto if bit (14, ir) then goto if bit (13, ir) then goto sp = sp + 1;; mar = sp; memory = m goto fec;; if bit (14, ir) = 1 then g if bit (14, ir) = 1 then g if bit (14, ir) = 1 then g mar = sp; sp = sp + mbr = memory(mar);; a = mbr; mar = sp; mbr = memory(mar); goto fec;; sp = sp + mbr = sp + mbr = memory(mar); a = mbr; mar = sp; mbr = memory(mar);</pre></td> <td>000010000 4896.7 hii mithops;; Pec;; pop;; c(-1); cto memops;; cto sub;; (-1); /* Pap /* Tap mbr; /* Tap</td> <td>+: quit /* Fe /* Mo /* De into a into a into a into a</td> <td>t tcch next ta code opcode code opcode abr #/ abr #/ mbr #/</td> <td>irget instr PC++ */</td> <td></td> <td>nstruction.</td>	Contents 400008001 080040407 000800080 001240080 001240080 000000000 000000000 000000000 000000	Number 1: fec: 2: 3: 4: 5: 6: 7: push: 8: 9: 10: 11: pop: 12: 13: 14: 15: 14: 16: arithop 17: 19: 20: add: 21: 23: 24: 24: 25: 26: 27: 28: sub: 27: 30: 31: 31: 31: 31: 31: 32: 31: 31: 31: 31: 31: 31: 31: 31	<pre>mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1;i if bit (15, ir) then goto if bit (13, ir) then goto if bit (14, ir) then goto if bit (13, ir) then goto sp = sp + 1;; mar = sp; memory = m goto fec;; if bit (14, ir) = 1 then g if bit (14, ir) = 1 then g if bit (14, ir) = 1 then g mar = sp; sp = sp + mbr = memory(mar);; a = mbr; mar = sp; mbr = memory(mar); goto fec;; sp = sp + mbr = sp + mbr = memory(mar); a = mbr; mar = sp; mbr = memory(mar);</pre>	000010000 4896.7 hii mithops;; Pec;; pop;; c(-1); cto memops;; cto sub;; (-1); /* Pap /* Tap mbr; /* Tap	+: quit /* Fe /* Mo /* De into a into a into a into a	t tcch next ta code opcode code opcode abr #/ abr #/ mbr #/	irget instr PC++ */		nstruction.
Address < 0) < 22) < 3) < 4) < 5) < 5) < 6) < 5) < 6) < 7) < 8) < 8) < 8) < 8) < 8) < 8) < 10) < 11) < 110) < 110) < 120) < 130) < 130) < 140) < 140) < 140) < 140) < 140) < 150) < 160) < 140) < 150) < 160) < 150) < 160) < 170) < 180) < 160) < 170) < 160) < 160) < 170) < 160) < 160) < 170) < 160) < 170) < 160) < 170) < 170)	Contents 4000080001 0002800080 0012400080 000200000 000000000 000000000 00000000	Number 1: fec: 2: 3: 5: 5: 7: push: 8: 7: 9: 10: 11: pop: 12: 13: 14: 14: 14: 14: 16: arithop 17: 18: 19: 20: add: 21: 22: 23: 24: 25: 24: 25: 27: push: 8: 10: 11: pop: 12: 12: 12: 13: 14: 14: 15: 16: arithop 17: 18: 19: 19: 10: 10: 10: 10: 10: 10: 10: 10	<pre>mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1;; if bit (15, ir) then goto if bit (13, ir) then goto if bit (14, ir) then goto if bit (13, ir) then goto sp = sp + 1;; mar = sp; memory = m goto fec;; goto fec;; s; if bit (14, ir) = 1 then g if bit (13, ir) = 1 then g if bit (13, ir) = 1 then g if bit (13, ir) = 1 then g mar = sp; sp = sp + mbr = memory(mar);; mar = sp; mbr = a + i memory(mar); mar = sp; sp = sp + mbr = memory(mar);; mar = sp; mar = sp;</pre>	000010000 4896.7 ())) srithops;; tec;; op;; (-1); (-1); (-1); /* Tap mbr: /* Tap (-1); /* Pap /* Tap	<pre>+: quit /* Fe /* Ma /* De into # into # into # into # to mb /* SU#</pre>	t tch next ta ve instr to code opcode obr #/ abr #/ #/ abr #/ pr #/ ubtract #/	irget instr PC++ */		nstruction.
Address <pre></pre>	Contents 400008001 00004007 000800080 0012400080 0012400080 00000000 00000000 00000000 0000000	Number 1: fec: 2: 3: 4: 5: 5: 6: 7: push: 8: 7: 10: 11: pap: 12: 13: 14: 14: 15: 16: arithop 17: 18: 19: 20: add: 22: 23: 24: 25: 26: 27: 8: 20: add: 27: 28: sub: 27: 31: 33: 33: 34: 24: 33: 34: 34: 34: 34: 34: 34: 3	<pre>mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1;: if bit (15, ir) then goto if bit (13, ir) then goto if bit (14, ir) then goto if bit (13, ir) then goto sp = sp + 1;: mar = sp; memory = m goto fec;: mar = sp; sp = sp + mbr = memory(in a = mbr;; goto fec;: s: if bit (14, ir) = 1 then g if bit (13, ir) = 1 then g if bit (13, ir) = 1 then g if bit (13, ir) = 1 then g mar = sp; sp = sp + mbr = memory(mar);: a = mbr; mar = sp; mear = sp; sp = sp + mbr = memory(mar);: mar = sp; sp = sp + mbr = memory(mar);: a = mbr; mar = sp; mbr = memory(mar);: a = complement(a) + mbr;;</pre>	000010000 4896.7 ())) srithops;; tec;; op;; (-1); (-1); (-1); /* Tap mbr: /* Tap (-1); /* Pap /* Tap	<pre>+: quit /* Fe /* Ma /* De into # into # into # into # to mb /* SU#</pre>	t tch next ta ve instr to code opcode obr #/ abr #/ #/ abr #/ pr #/ ubtract #/	irget instr PC++ */		nstruction.
Address < 0) < 12) < 22) < 35) < 45) < 55) < 55) < 65) < 85) < 85) < 85) < 85) < 85) < 85) < 105) < 115) < 117) < 117) < 123) < 133) < 133) < 145) < 155) < 165) < 177) < 1777) < 1777) < 1777) < 1777) < 1777) < 2177 < 2177	Contents 400008001 00004007 000800080 0012400080 0012400080 00000000 00000000 00000000 0000000	Number 1: fec: 2: 3: 4: 5: 5: 6: 7: push: 8: 7: 10: 11: pap: 12: 13: 14: 14: 14: 14: 14: 14: 14: 14	<pre>mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1;i if bit (13, ir) then goto if bit (13, ir) then goto if bit (14, ir) then goto if bit (13, ir) then goto sp = sp + 1;; mar = sp; memory = m goto fec;; if bit (14, ir) = 1 then g if bit (13, ir) = 1 then g mar = sp; sp = sp + mbr = memory(mar);; a = mbr; mar = sp; mbr = amory(mar); goto fec;; so the sp; sp = sp + mbr = memory(mar); mar = sp; mbr = a + ; memory(mar) = mbr; goto fec;; mar = sp; sp = sp + mbr = memory(mar); a = mbr; mar = sp; mbr = ambr; mar = sp; mar = sp; mbr = ambr; mar = sp; mar = sp; mbr = ambr; mar = sp; mbr; mar = sp; mbr = ambr; mar = sp; mbr = ambr; mar = sp; mbr = ambr; mar =</pre>	000010000 4896.7);; arithops;; Pec;; (-1); (-1); /* Tap nbr; /* Tap (-1); /* Tap (-1); /* Tap) = mbr;; /*	<pre>+: quit /* Fe /* Ma /* De into # into # into # into # to mb /* SU#</pre>	t tch next ta ve instr to code opcode obr #/ abr #/ #/ abr #/ pr #/ ubtract #/	irget instr PC++ */		nstruction.
Address <pre> C 02 C 12 C 22 C 32 C 32 C 42 C 52 C 62 C 72 C 82 C 72 C 82 C 72 C 82 C 72 C 102 C 102 C 102 C 102 C 102 C 103 C 103 C 103 C 103 C 104 C 145 C 14 C 14 C 14 C 14</pre>	Contents 400008001 0800404007 000800080 0002800080 00020000 00000000 00000000	Number 1: fec: 2: 3: 5: 6: 7: push: 8: 9: 10: 12: 12: 14: 14: 14: 16: arithop 17: 20: add: 21: 22: 23: 24: 25: 25: 25: 25: 26: 27: 30: 30: 30: 30: 30: 30: 30: 30	<pre>mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1; if bit (15, ir) then goto if bit (13, ir) then goto if bit (14, ir) then goto if bit (14, ir) then goto sp = sp + 1; mar = sp; memory = m goto fec; goto fec; if bit (14, ir) = 1 then g if bit (14, ir) = 1 then g mar = sp; sp = sp + mbr = memory(mar); a = mbr; mar = sp; mbr = memory(mar); goto fec; mar = sp; sp = sp + mbr = memory(mar); goto fec; mar = sp; sp = sp + mbr = memory(mar); a = mbr; mar = sp mbr = memory(mar); a = mbr; mar = sp mbr = memory(mar); a = mbr; mar = sp mbr = memory(mar); a = complement(a) + mbr; goto fec; if bit(13, ir) = 1 then go</pre>	000010000 4896.7 hij arithops;; bc;; cop;; br;; (-1); (-1); (-1); /* Top hbr; /* Top (-1); /* Top /* Top /* Top) = mbr;; /*	<pre>+: quit /* Fe /* Ma /* De into # into # into # into # to mb /* SU#</pre>	t tch next ta ve instr to code opcode obr #/ abr #/ #/ abr #/ pr #/ ubtract #/	irget instr PC++ */		nstruction.
Address <pre> C 03 C 13 C 23 C 37 C 43 C 57 C 67 C 87 C 87 C 87 C 103 C 103 C 113 C 113 C 113 C 113 C 113 C 113 C 123 C 133 C 133 C 133 C 133 C 143 C 145 C 14 C 14</pre>	Contents 400008001 0002800404007 000800080 0002800480 0002800400 0002800400 00000000 00000000 00000000 0000000	Number 1: fec: 2: 3: 5: 6: 7: push: 8: 9: 10: 12: 13: 14: 14: 14: 16: anithop 17: 12: 20: add: 21: 22: 23: 24: 25: 25: 25: 25: 26: 31: 32: 33: 34: 35: 35: 35: 35: 35: 35: 35: 35	<pre>mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1; if bit (15, ir) then goto if bit (13, ir) then goto if bit (14, ir) then goto if bit (14, ir) then goto if bit (13, ir) then goto goto fec; goto fec; if bit (14, ir) = 1 then g mar = sp; sp = sp + mbr = memory(mar); a = mbr; mar = sp; sp = sp + mbr = memory(mar); goto fec; mar = sp; sp = sp + mbr = memory(mar); goto fec; mar = sp; sp = sp + mbr = memory(mar); a = mbr; mar = sp; mbr = memory(mar); a = mbr; mar = sp mbr = memory(mar); if bit(13, ir) = 1 then go mbr = a + 1; memory(mar goto fec;) if bit(13, ir) = 1 then go mar = sp; sp = sp + mbr = sp = sp = sp + mbr = sp; sp = sp + mbr = sp; sp = sp + mbr = sp; sp = sp + mbr = memory(mar);</pre>	000010000 4896.7 hij arithops;; bc;; cop;; br;; (-1); (-1); (-1); /* Top hbr; /* Top (-1); /* Top /* Top /* Top) = mbr;; /*	<pre>+: quit /* Fe /* Ma /* De into # into # into # into # to mbn /* Se resulf</pre>	t tch next ta ve instr to code opcode obr #/ abr #/ #/ abr #/ pr #/ ubtract #/	irget instr PC++ */		nstruction.
Address (0) (12) (2) (Contents 400008001 000280080 000280080 000280080 000280080 00000000	Number 1: fec: 2: 3: 5: 6: 7: push: 8: 7: 10: 12: 13: 14: 14: 14: 14: 14: 14: 16: anithop 17: 18: 14: 12: 20: add: 21: 22: 23: 24: 25: 24: 25: 27: 30: 31: 32: 33: 34: 35: 36: memops: 37: 38: sto: 39: 40: 41: 41: 41: 41: 41: 41: 41: 41	<pre>mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1;; if bit (13, ir) then goto if bit (13, ir) then goto if bit (14, ir) then goto if bit (14, ir) then goto if bit (13, ir) then goto goto fec;; goto fec;; if bit (14, ir) = 1 then g if bit (13, ir) = 1 then g if bit (13, ir) = 1 then g mar = sp; sp = sp + mbr = memory(mar);; a = mbr; mar = sp; mbr = memory(mar);; mar = sp; sp = sp + mbr = memory(mar);; mar = sp; sp = sp + mbr = memory(mar);; a = mbr; mar = sp; mbr = memory(mar);; if bit (13, ir) = 1 then g if bit (13, ir) = mbr;; goto fec;; mar = sp; sp = sp + mbr = memory(mar); if bit(13, ir) = 1 then go mar = sp; sp = sp + mbr = memory(mar); if bit(13, ir) = 1 then go</pre>	000010000 4896.7 (-1); (-1); (-1); (-1); (-1); (-1); (-1); (-1); (-1); /* Pop /* Top /* Top) = mbr;; /* to get;; (-1); /* Pop	<pre>+: quit /* Fe /* Ma /* De into # into # into # to mbn /* Scresult */</pre>	t tcch next ta ve instr to code opcode code opcode abr */ */ */ */ */ */ */ */ */ */	irget instr PC++ */		nstruction.
Address < 0) < 12) < 22) < 32) < 42) < 45) < 55) < 50) < 50) < 65) < 70) < 80) < 80) < 100 < 110 < 110 < 110 < 110 < 120 < 133 < 145 < 155 < 165 < 165 < 165 < 175 < 165 < 175 < 175 < 175 < 175 < 175 < 185 < 175 < 215 < 225 <	Contents 400008001 08004007 000800080 0012400080 0012400080 00000000 00000000 00000000 0000000	Number 1: fec: 2: 3: 4: 5: 6: 7: push: 6: 7: push: 9: 10: 12: 13: 14: 13: 14: 15: 16: arithop 17: 18: 19: 20: add: 22: 23: 24: 25: 26: 27: 8: 19: 10: 19: 20: add: 20: add: 27: 28: sub: 27: 28: sub: 27: 36: sub: 37: 37: 37: 37: 37: 37: 37: 37	<pre>mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1;; if bit (13, ir) then goto if bit (13, ir) then goto if bit (13, ir) then goto if bit (14, ir) then goto sp = sp + 1;; mar = sp; memory = m goto fec;; sif bit (14, ir) = 1 then g if bit (13, ir) = 1 then g if bit (13, ir) = 1 then g if bit (13, ir) = 1 then g mar = sp; sp = sp + mbr = memory(mar); a = mbr; mar = sp; mbr = memory(mar); a = csp; mbr = a + i; memory(mar); a = mbr; mar = sp; mbr = memory(mar); a = csp = sp + mbr = memory(mar); a = complement(a) + mbr;; mbr = a + 1; memory(mar goto fec;; if bit(13, ir) = 1 then go mar = sp; sp = sp + mbr = memory(mar); if bit(13, ir) = 1 then go mar = sp; sp = sp + mbr = memory(mar); if = mbr; mar = sp; mbr = memory(mar); if = mbr; mar = sp + (-1); mbr = memory(mar); / #</pre>	000010000 4896.7 ();; arithops;; tec;; oop;; oop;; (-1); (-1); /* Top /* Top /* Top /* Top) = mbr;; /* to get;; (-1);	<pre>+: quit /* Fe /* Ma /* De into # into # into # to mbn /* Scresult */</pre>	t tcch next ta ve instr to code opcode code opcode abr */ */ */ */ */ */ */ */ */ */	irget instr PC++ */		nstruction.
Address < 0) < 12) < 22) < 32) < 42) < 55) < 45) < 55) < 50) < 65) < 77) < 80) < 105) < 110 < 110 < 117) < 120 < 133) < 143) < 143) < 155) < 165) < 165) < 165) < 177) < 155) < 165) < 177) < 177) < 185) < 165) < 177) < 177) < 177) < 177) < 177) < 177) < 177) < 177) < 213) < 215) < 215) < 217) < 227) < 227	Contents 400008001 0800404007 000800080 0002800080 000200000 00000000	Number 1: fec: 2: 3: 4: 5: 6: 7: push: 8: 9: 10: 12: 13: 14: 13: 14: 15: 16: arithop 17: 18: 19: 20: add: 22: 23: 24: 23: 24: 23: 24: 23: 24: 23: 24: 23: 24: 23: 24: 23: 24: 23: 24: 23: 24: 23: 24: 23: 24: 23: 24: 23: 24: 23: 24: 23: 24: 23: 24: 25: 26: 27: 28: 30: 31: 32: 34: 35: 35: 35: 35: 35: 35: 35: 35	<pre>mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1;i if bit (13, ir) then goto if bit (13, ir) then goto if bit (14, ir) then goto if bit (13, ir) then goto if bit (14, ir) then goto sp = sp + 1;; mar = sp; memory = m goto fec;; if bit (14, ir) = 1 then g if bit (13, ir) = 1 then g if bit (13, ir) = 1 then g mar = sp; mar = sp; mbr = memory(mar);; mar = sp; mbr = a + i memory(mar) = mbr; goto fec;; if bit (13, ir) = 1 then g if bit (13, ir) = 1 then g if bit (13, ir) = 1 then g if bit (14, ir) = 1 then g if bit (15, ir) = 1 then g if bit (16, ir) = 1 then g if bit (16, ir) = 1 then g mar = sp; mbr = sp + mbr = memory(mar); a = complement(a) + mbr; if bit(13, ir) = 1 then go mar = sp; sp = sp + mbr = memory (mar); if = mbr; mar = sp; sp = sp + (-1); mar = ir; mar = ir; memory(mar) = mbr;; /*</pre>	000010000 4896.7 (-1); (-1); (-1); (-1); (-1); (-1); (-1); (-1); (-1); /* Pop /* Top /* Top) = mbr;; /* to get;; (-1); /* Pop	<pre>+: quit /* Fe /* A /* De into a into a into a into a to mbn /* Sc result #/ op aga:</pre>	t tcch next ta code opcode code opcode abr */ */ */ */ */ to top */ t to top */	irget instr PC++ */		nstruction.
Address c 0) c 1) c 2) c 3) c 4) c 5) c 4) c 5) c 5) c 5) c 6) c 10) c 10) c 11) c 11) c 11) c 11) c 11) c 12) c 13) c 13) c 13) c 14) c 14) c 14) c 14) c 15) c 12) c 13) c 13) c 13) c 14) c 12) c 22) c 22	Contents 400008001 00002800080 0002800080 0002800080 0002800080 00000000	Number 1: fec: 2: 3: 5: 6: 7: push: 8: 7: push: 10: 11: pop: 12: 13: 14: 14: 14: 14: 16: anithop 17: 18: 14: 14: 12: 20: add: 21: 22: 23: 24: 25: 27: 30: 31: 32: 33: 34: 35: 36: 36: 37: 38: sto: 39: 40: 41: 42: 43: 44: 43: 44: 44: 44: 44: 44	<pre>mar = pc; mbr = memory(mar ir = mbr; pc = pc + 1;i if bit (13, ir) then goto if bit (13, ir) then goto if bit (14, ir) then goto if bit (13, ir) then goto if bit (14, ir) then goto sp = sp + 1;; mar = sp; memory = m goto fec;; if bit (14, ir) = 1 then g if bit (13, ir) = 1 then g mar = sp; sp = sp + mbr = memory(mar);; goto fec;; so the sp; mar = sp; mbr = memory(mar); goto fec;; goto fec;; mar = sp; mbr = a + i memory(mar) = mbr;; goto fec;; if bit(13, ir) = 1 then g mar = sp; mbr = a + i memory(mar); a = mbr; mar = sp; mbr = memory(mar);; a = complement(a) + mbr; goto fec;; if bit(13, ir) = 1 then go mer = sp; sp = sp + mbr = memory(mar);; ir = mbr; mar = sp; mbr = memory(mar);; if = sp + (-1); mbr = i; mar = i; memory(mar) = mbr;; /# goto fec;;</pre>	000010000 4896.7 hii arithopsi; Peci; (-1); (-1); (-1); (-1); (-1); (-1); (-1); /* Pap /* Tap bbr; /* Tap (-1); /* Pap /* Tap 0 (-1); /* Pap /* Tap 1 (-1); /* Pap /* Tap IR = top; p Perform the	<pre>+: quit /* Fe /* Me /* De into a into a into a into s to mbn /* So result #/ op aga: store</pre>	t tcch next ta ve instr to code opcode abr */ */ */ */ to to op */ in */ */	irget instr PC++ */		nstruction.
Address (0) (12) (2) (Contents 400008001 0002800080 0002800080 0012400080 00020000 00000000 00000000 00000000	Number 1: fec: 2: 3: 5: 5: 7: push: 8: 7: 9: 10: 11: pop: 12: 13: 14: 14: 14: 16: arithop 17: 18: 16: arithop 17: 18: 19: 20: add: 21: 24: 25: 24: 25: 24: 25: 26: 27: 30: 31: 32: 33: 34: 35: 36: memops: 39: 36: sto: 39: 40: 41: 42: 44: 44: 44: 44: 44: 44: 44	<pre>mar = pc; mbr = memory(mar if = mbr; pc = pc + 1;; if bit (15, ir) then goto if bit (13, ir) then goto if bit (14, ir) then goto if bit (13, ir) then goto sp = sp + 1;; mar = sp; memory = m goto fec;; sif bit (14, ir) = i then g if bit (13, ir) = i then g if bit (13, ir) = i then g if bit (13, ir) = i then g mar = sp; sp = sp + mbr = memory(mar); a = mbr; mar = sp; mbr = memory(mar); mar = sp; sp = sp + mbr = memory(mar); mar = sp; sp = sp + mbr = memory(mar); if bit(13, ir) = i then g if bit(13, ir) = i then g mar = sp; sp = sp + mbr = memory(mar); if bit(13, ir) = i then g mar = sp; sp = sp + mbr = memory(mar); if bit(13, ir) = i then go mar = sp; sp = sp + mbr = memory(mar); if = mbr; mar = sp; mar = sp; mar = sp; mar = memory(mar); if = memory(mar); /mar = sp; mar = memory(mar); /mar = sp; mar = sp; mar =</pre>	000010000 4896.7 hii arithopsi; Peci; (-1); (-1); (-1); (-1); (-1); (-1); (-1); /* Pap /* Tap bbr; /* Tap (-1); /* Pap /* Tap 0 (-1); /* Pap /* Tap 1 (-1); /* Pap /* Tap IR = top; p Perform the	<pre>+: quit /* Fe /* Me /* De into a into a into a into s to mbn /* So result #/ op aga: store</pre>	t tcch next ta code opcode code opcode abr */ */ */ */ */ to top */ t to top */	irget instr PC++ */		nstruction.
Address c 0) c 1) c 2) c 3) c 4) c 5) c 4) c 5) c 5) c 5) c 6) c 10) c 10) c 11) c 11) c 11) c 11) c 11) c 12) c 13) c 13) c 13) c 14) c 14) c 14) c 14) c 15) c 12) c 13) c 13) c 13) c 14) c 12) c 22) c 22	Contents 400008001 0800404007 000800080 0002800080 0002800080 000200000 00000000	Number 1: fec: 2: 3: 4: 5: 5: 9: 10: 11: pop: 12: 14: 14: 14: 14: 14: 16: arithop 17: push: 8: 9: 9: 10: 11: pop: 12: 13: 14: 14: 14: 14: 14: 14: 15: 16: arithop 17: push: 12: 13: 14: 14: 15: 16: arithop 17: push: 12: 13: 14: 15: 16: arithop 17: push: 12: 13: 14: 15: 16: arithop 17: push: 17: push: 12: 13: 14: 15: 16: arithop 17: push: 17: push: 12: 13: 14: 15: 16: arithop 17: push: 17: push: 12: 13: 14: 14: 15: 16: arithop 17: push: 17:	<pre>mar = pc; mbr = memory(mar) ir = mbr; pc = pc + 1;i if bit (13, ir) then goto if bit (13, ir) then goto if bit (14, ir) then goto if bit (13, ir) then goto sp = sp + 1;; mar = sp; memory = m goto fec;; if bit (14, ir) = 1 then g if bit (13, ir) = 1 then g if bit (13, ir) = 1 then g mar = sp; mar = sp; mbr = memory(mar);; goto fec;; mar = sp; mar = sp; mbr = memory(mar);; goto fec;; mar = sp; sp = sp + mbr = memory(mar);; a = mbr; mar = sp; mbr = memory(mar);; a = complement(a) + mbr;; mbr = a + i; memory(mar);; if bit(13, ir) = 1 then g mar = sp; sp = sp + mbr = memory(mar);; a = complement(a) + mbr;; mbr = a + i; memory(mar);; if bit(13, ir) = 1 then go mar = sp; mar = sp; mbr = memory(mar);; if bit(13, ir) = 1 then go mar = sp; mar = sp; mar = mar; mar = sp; mar = ir; mar = memory (mar);; /# goto fec;; mar = sp; mbr = memor; /# goto fec;; mar = sp; mbr = memor; /# goto fec;; mar = sp; mbr = memor; /# goto fec;; mar = sp; mbr = memor; /# goto fec;; mar = sp; mbr = memor; /# goto fec;; mar = sp; mbr = mar; /# goto fec;; mar = sp; mbr = memor; /# goto fec;; mar = sp; mbr = mar = mar; /# goto fec;; mar = sp; mbr = mar = mar; /# goto fec;</pre>	000010000 4896.7 hii arithopsi; Peci; (-1); (-1); (-1); (-1); (-1); (-1); (-1); /* Pap /* Tap bbr; /* Tap (-1); /* Pap /* Tap 0 (-1); /* Pap /* Tap 1 (-1); /* Pap /* Tap IR = top; p Perform the	<pre>+: quit /* Fe /* Fe /* De into # into# into # into# i</pre>	t tcch nest ta code opcode code opcode abr */ */ */ */ to to op */ in */ */ et top */	irget instr ,PC++ */ ; */		nstruction.

Figure 3 - MPL Listing of Stack Machine